Pull down to refresh stories
Emerging

Qualcomm High Bandwidth Compute aims to compete with High Bandwidth Flash and Memory by stacking LPDDR just

The solution is a hybrid take on existing LPDDR memory that Qualcomm has successfully stacked in 3D vertical space, not unlike the industry-standard High Bandwidth Memory (HBM) and its latest iteration, HBM4, while delivering significant power savings along the way. The move is possible by Qualcomm offering a near-memory compute architecture that combines memory with a compute-based die, with the former stacked vertically on top of the latter, effectively enabling up to 133 TB/s. This piece sits on 1 source layers, but the real value is showing why the story should not be skimmed past too quickly.

The solution is a hybrid take on existing LPDDR memory that Qualcomm has successfully stacked in 3D vertical space, not unlike the industry-standard High Bandwidth Memory (HBM) and its latest iteration, HBM4, while delivering significant power savings along the way. The move is possible by Qualcomm offering a near-memory compute architecture that combines memory with a compute-based die, with the former stacked vertically on top of the latter, effectively enabling up to 133 TB/s. The signal is strong enough to deserve attention, but it still needs to be read as something developing rather than fully settled.

Emerging The topic has initial corroboration, but the newsroom is still waiting on stronger confirmation.
Reference image for: Qualcomm High Bandwidth Compute aims to compete with High Bandwidth Flash and Memory by stacking LPDDR just
Reference image from TechRadar. TechRadar

The solution is a hybrid take on existing LPDDR memory that Qualcomm has successfully stacked in 3D vertical space, not unlike the industry-standard High Bandwidth Memory (HBM) and its latest iteration, HBM4, while delivering significant power savings along the way. The move is possible by Qualcomm offering a near-memory compute architecture that combines memory with a compute-based die, with the former stacked vertically on top of the latter, effectively enabling up to 133 TB/s. While the current industry standard, HBM4, is already widely used, Qualcomm's promised offering is expected to appear by mid-2027 as part of its next-generation AI inference accelerator, the AI250. TechRadar is the main source layer for now, and the rest should be read as a signal that is still widening. On the device side, the useful angle is whether a technical change actually alters feel, lifespan, or upgrade cost in real use.

What is happening now

The solution is a hybrid take on existing LPDDR memory that Qualcomm has successfully stacked in 3D vertical space, not unlike the industry-standard High Bandwidth Memory (HBM) and its latest iteration, HBM4, while delivering significant power savings along the way. TechRadar form the main source layer behind the core facts in this piece. This is still a developing thread, so the useful part is knowing which source signals are hardening and which ones still need caution. With devices, practical impact usually shows up in battery life, heat, stability, and long-term usability rather than in a few flashy headline numbers.

Where the sources line up

TechRadar is the main source layer for now, and the rest should be read as a signal that is still widening. The move is possible by Qualcomm offering a near-memory compute architecture that combines memory with a compute-based die, with the former stacked vertically on top of the latter, effectively enabling up to 133 TB/s. TechRadar form the main source layer behind the core facts in this piece.

The details worth keeping

While the current industry standard, HBM4, is already widely used, Qualcomm's promised offering is expected to appear by mid-2027 as part of its next-generation AI inference accelerator, the AI250. On the device side, the useful angle is whether a technical change actually alters feel, lifespan, or upgrade cost in real use. The readers who should care most are the ones planning to replace a device, buy an accessory, or upgrade a work setup in the next few months. The next step is to see whether the current signals harden into a durable change or fade as a short-lived experiment.

Why this matters most

The signal is strong enough to deserve attention, but it still needs to be read as something developing rather than fully settled. With 1 source layers on the table, the part worth reading most closely is where firm facts meet the market's early reaction. HBC Gen 1 offers a theoretical 768GB of capacity that HBM4 struggles to match, and Qualcomm's published 133TB/s bandwidth is an achievement, given that modern HBM4 solutions offer approximately 3. 3TB/s per stack at the higher end.

What to watch next

The next readout is price, device coverage, and whether the change feels real once the hardware reaches users. Patrick Tech Media will keep checking rollout speed, user reaction, and how TechRadar update the next pieces. From 1 early signals, the piece keeps 1 references that are useful for locking the main details in place. That is why the useful reading move is not to stop at the headline, but to compare the promise, the workflow change, and the likely cost before deciding anything.

Source notes